Electrostatically transparent graphene quantum-dot trap layers for efficient nonvolatile memory
Young Rae Kim, Yong Eun Jo, Yong Seon Shin, Won Tae Kang, Yeo Hyun Sung, Ui Yeon Won, Young Hee Lee, and Woo Jong Yu

View online: http://dx.doi.org/10.1063/1.4914306
View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/106/10?ver=pdfcov
Published by the AIP Publishing

Articles you may be interested in
Nonvolatile memory thin film transistors using CdSe/ZnS quantum dot-poly(methyl methacrylate) composite layer formed by a two-step spin coating technique

Electrical characteristics and operating mechanisms of nonvolatile memory devices fabricated utilizing core-shell CuInS2-ZnS quantum dots embedded in a poly(methyl methacrylate) layer

Ultra-fast switching in solution processed quantum dot based non-volatile resistive memory

All-inorganic spin-cast quantum dot based bipolar nonvolatile resistive memory
J. Appl. Phys. 109, 086103 (2011); 10.1063/1.3573601

High-Speed and Non-Volatile Nano Electro-Mechanical Memory Incorporating Si Quantum Dots
AIP Conf. Proc. 772, 1589 (2005); 10.1063/1.1994726
Electrostatically transparent graphene quantum-dot trap layers for efficient nonvolatile memory

Young Rae Kim,1,a) Yong Eun Jo,1,a) Yong Seon Shin,1,2 Won Tae Kang,1,2 Yeo Hyun Sung,1 Ui Yeon Won,1 Young Hee Lee,2,3,b) and Woo Jong Yu1,2,b)

1Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon 440-746, South Korea
2Center for Integrated Nanostructure Physics, Institute for Basic Science (IBS), Sungkyunkwan University, Suwon 440-746, South Korea
3Department of Energy Science, BK21 Physics Division, Sungkyunkwan University, Suwon 440-746, South Korea

(Received 16 January 2015; accepted 25 February 2015; published online 11 March 2015)

In this study, we have demonstrated nonvolatile memory devices using graphene quantum-dots (GQDs) trap layers with indium zinc oxide (IZO) semiconductor channel. The Fermi-level of GQD was effectively modulated by tunneling electrons near the Dirac point because of limited density of states and weak electrostatic screening in monolayer graphene. As a result, large gate modulation was driven in IZO channel to achieve a subthreshold swing of 5.21 V/dec (300 nm SiO2 gate insulator), while Au quantum-dots memory shows 15.52 V/dec because of strong electrostatic screening in metal quantum-dots. Together, discrete charge traps of GQDs enable stable performance in the endurance test beyond 800 cycles of programming and erasing. Our study suggests the exciting potential of GQD trap layers to be used for a highly promising material in non-volatile memory devices. © 2015 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4914306]

Graphene, with remarkable properties such as high carrier mobility,1,2 thermal conductivity,3 one atomic thick planner structure, and high transparency and flexibility,4–8 exhibits exciting potential for electronic device and nonvolatile memories.9–16 Several studies have tried to employ graphene or graphene-related materials for charge storage layer in nonvolatile memories.17,18 Because graphene trap layer is a single continuous material; however, local defects in the tunneling oxide (TO) produce the leakage of whole trap charges in graphene trap layer by lateral charge movement, which can limit data retention and density. Recently, graphene quantum-dots (GQDs) have been suggested for a discrete charge trap layer.19 GQDs offer an advantage of preventing lateral charge movement as a result of their lower sensitivity to local defects, thereby enhancing memory data-retention.36 However, multi-layer GQDs in this device strongly screen the gate field and thus reduce the effect of gate modulation in energy band of semiconductor channel, while gate electric field can effectively penetrate through monolayer graphene to modulate the energy band of semiconductor channel because of the finite density of states (DOS) and weak screening effect by monolayer graphene.21–24

Here, we have demonstrated the non-volatile memory device with monolayer GQD trap layer. Applied gate field penetrates through ultra thin monolayer GQDs and effectively modulates the energy band of indium zinc oxide (IZO) channel. As a result, our device achieved a fast subthreshold swing of 5.21 V/dec (300 nm SiO2 gate insulator) that is three times lower than that of Au quantum-dots (Au QDs) memory (15.52 V/dec). Together, discrete charge traps of GQDs provide high stability in the endurance test up to 800 cycles of programming and erasing.

Figure 1 shows a schematic illustration of experimental fabrication procedure of a nonvolatile memory device with GQD trap layer. Graphene monolayer was synthesized on copper foil using a chemical vapor deposition (CVD) method,25 and transferred on the Si/SiO2 wafer using poly methyl methacrylate (PMMA).26 After etching PMMA in acetone solution,10 nm of Au film was deposited on graphene by thermal evaporation. Au film was aggregated to form Au QDs by annealing at 300 °C for 1 h in the furnace. Oxygen plasma was used to remove the exposed graphene, leaving only the graphene protected underneath the Au QDs to form GQDs.27 Au QDs were removed by dipping in Au etchant for 3 s, and only GQDs remained on the substrate. 10 nm of Al2O3 layer was deposited for tunneling oxide layer using atomic layer deposition (ALD). The 60 nm of IZO semiconductor layer was formed on the GQD trap layer by spin-coating and annealing IZO solution. The IZO channel was patterned in selective area by photo-resist mask and dipping in HCl solution to remove the exposed IZO, and then photo-resist mask was removed by acetone solution. For the final step, the source and drain electrodes (Cr/Au 10/60 nm) were patterned on the IZO channel by conventional photolithography process. The SiO2/Si substrate was used as a back gate dielectric/back gate for electrical measurements.

Figure 2(a) shows scanning electron microscope (SEM) images of Au QDs formed by thermal annealing of 10 nm Au film. The nonvolatile memory device was fabricated with Au QDs trap for the comparison with GQD trap layer. Figure 2(b) is the SEM image of the patterned GQDs by oxygen plasma etching of exposed graphene while leaving the
graphene protected underneath the Au quantum-dots to form GQDs. The size of the Au-QDs was measured to be about 20–30 nm and the size of GQDs is almost matched to Au quantum-dots protectors. The thickness of Au-QDs was measured by atomic force microscopy (AFM) in Figure 2(c). The thickness of Au-QDs was measured to be about 10–20 nm. In Figure 2(d), GQDs were clearly visible in AFM image with a thickness 2–3 nm. The GQDs have a thickness of 2–3 nm, which is thicker than that of monolayer graphene (~1 nm on SiO2 substrate), because SiO2 substrate was also etched by oxygen plasma during graphene etching process.

Nonvolatile memory devices were fabricated by spin-coating and patterning of IZO semiconductor layer on the quantum-dots covered with tunneling Al2O3 layer of 10 nm (Fig. 3(a)). The source and drain electrodes were located on the IZO channel with 25 μm in width and 5 μm in length. The transfer characteristic of the IZO transistor without trap layer is shown in Figure 3(b). A small hysteresis of 15 V was observed initially which originates from defects in IZO layer and SiO2 surface. Charge trap layer is necessary in order to construct a memory device in the present configuration. Charge storage in discrete charge traps such as metal quantum-dots instead of the commercially used polysilicon layer has been intensively studied to prevent lateral charge leakage through local defects and thus enhance memory data-stability.19 In this study, GQDs and Au QDs are introduced for discrete charge traps.

Hysteresis of IZO transistor was remarkably increased to 55 V and 60 V by the trapped charges of GQDs (red line) and Au quantum-dots (blue line), respectively (Fig. 3(c),

**FIG. 1.** Schematic illustration for the fabrication of nonvolatile memory device using GQD trap layer.

**FIG. 2.** SEM images of (a) Au QDs and (b) GQDs trap layer, AFM images of (c) Au QDs and (d) GQDs trap layer.
Table I. Device parameters of IZO transistor and IZO nonvolatile memory device with GQDs and Au QDs charge-trap materials.

<table>
<thead>
<tr>
<th>Confined structures</th>
<th>Hysteresis (V)</th>
<th>Subthreshold swing (V/dec)</th>
<th>I_{on} (A)</th>
<th>I_{on/off}</th>
</tr>
</thead>
<tbody>
<tr>
<td>IZO</td>
<td>15</td>
<td>3.73</td>
<td>2.29 × 10^{-6}</td>
<td>2.10 × 10^{5}</td>
</tr>
<tr>
<td>IZO- GQDs</td>
<td>55</td>
<td>5.21</td>
<td>6.68 × 10^{-8}</td>
<td>1.00 × 10^{5}</td>
</tr>
<tr>
<td>IZO- Au QDs</td>
<td>60</td>
<td>15.53</td>
<td>3.33 × 10^{-9}</td>
<td>4.75 × 10^{4}</td>
</tr>
</tbody>
</table>

Fast modulation in GQDs memory can be explained by the band diagrams shown in Figure 4, depicting the cases of GQDs memory (Figs. 4(a) and 4(b)) and Au QDs memory (Figs. 4(c) and 4(d)) at negative and positive gate voltages. The gate electric field is applied between silicon back gate and IZO channel across the QD trap layer. The Fermi-level of GQD can be effectively modulated near the Dirac point because of limited electron density of states (Figs. 4(a) and 4(b)). When a negative gate voltage (V_g) is applied between Si substrate and IZO layer, electrons in GQDs tunnel cross the TO and reach the IZO channel, as shown schematically in Figure 4(a). Fermi-level (E_F) in GQDs is largely downshifted from the Dirac point with tunneling electrons because of limited DOS near the Dirac point of GQDs. The decrease of the Fermi energy E_F in the GQDs could lead to effectively increase the energy band of TO and IZO. With a positive gate voltage, electrons from IZO tunnel to GQDs (Fig. 4(b)). The E_F in GQDs is largely shifted up by tunneling electrons from IZO, and then the energy bands of TO and IZO are effectively decreased. In contrast, the Fermi-level of Au QDs can barely be shifted by the tunneling electrons due to the large DOS and strong screening effect of the metal quantum-dots (Figs. 4(c) and 4(d)). As a result, the energy band of TO and IZO is hardly modulated by the applied gate bias. We emphasize that the use of GQDs in memory device is critical because graphene’s low DOS enables greater shift in E_F by a given gate bias compared with a conventional metal trap layers. Furthermore, weak electrostatic screening of atomic sized monolayer graphene (~1 nm) effectively transfer the gate electric field, while relatively thicker Au-QD (~15 nm) largely screen the gate field and interrupt the IZO gate modulation.
with decreasing sweep speed because more charges are trapped in GQDs charge trap. Figure 5(b) shows the procedure for charge trapping and the corresponding transfer characteristics. When the gate bias sweeps from $-120 \text{ V}$ to $+120 \text{ V}$, holes are trapped in GQD charge traps. Positive electric field is applied to the IZO channel by the trapped holes, and as a consequence, the threshold voltage is shifted to $V_{GS} = -70 \text{ V}$. On the contrary, the electrons were trapped in GQD layer when the gate bias sweeps from $+120 \text{ V}$ to $-120 \text{ V}$. The trapped electrons apply the negative electric field to the IZO channel, causing the threshold voltage shift to $V_{GS} = +10 \text{ V}$. As a result, large hysteresis of $80 \text{ V}$ is induced by the gate voltage sweeping from $+120 \text{ V}$ to $-120 \text{ V}$. The on/off ratio of $10^5$ is observed at a reading voltage of $V_{GS} = 0 \text{ V}$. We measure the endurance characteristics of our GQD memory device (Figs. 5(c) and 5(d)). Programming and erasing are repeated with $V_{GS} = -120 \text{ V}$ and $V_{GS} = +120 \text{ V}$, respectively, and the current was measured with $V_{GS} = 0 \text{ V}$ between the programming and erasing. The program and erase states are clearly demonstrated with an on/off ratio of $10^5$ (Fig. 5(c)), and each state shows almost the same current in the subsequent repetitions. The endurance test was repeated over 800 cycles (Fig. 5(d)). The on and off states were well maintained without significant changes.

In conclusion, we have demonstrated non-volatile memory device using discrete GQD trap layer. The Fermi-level of GQDs was effectively modulated near the Dirac point because of limited density of states and weak electrostatic screening in monolayer graphene. As a result, GQD memory achieved three times faster subthreshold swing of 5.21 V/dec (300 nm SiO2 gate insulator) than that of Au QD memory (15.53 V/dec) which has strong electrostatic screening with overlapped parabolic DOS dispersion. Together, our devices with discrete charge traps enable stable endurance up to 800 cycles of programming and erasing. This study suggests the exciting potential of GQD trap layer for a highly promising material in non-volatile memory devices.

Graphene was synthesized by copper-catalyzed atmospheric pressure CVD using a gas mixture of Ar, H$_2$ and diluted CH$_4$, where CH$_4$ gas is a carbon-containing precursor. The 10 nm Au film was deposited on the graphene by thermal evaporation at $2 \times 10^6$ Torr. Au film was aggregated to form Au quantum-dots by annealing at 300 °C for 1 h under ambient conditions. To form the GQDs, O$_2$ plasma etching was performed at an O$_2$ flow rate of 5 sccm and a power of 1 W for 20 s. Au QDs were removed by dipping in Au etchant (GE 8111) with an etch rate of 3 nm/s at room temperature. The Al$_2$O$_3$ tunneling oxide was deposited by commercial ALD apparatus (Lucida D100, NCD Technology, Korea). For IZO semiconductor channel, a 0.03 M mixture of zinc acetate dehydrate [Zn(OAc)$_2$·2H$_2$O] and indium nitrate hydrate [In(NO$_3$)$_3$·4H$_2$O] was used as a sol–gel precursor; a mole ratio of In/Zn was fixed at 1:1, which were dissolved in 2-ME. Monoethanolamine (EA) was added with a mole ratio of In/
EA = 1:10 and then stirred for 1 h at room temperature to form stable IZO precursor solution.\textsuperscript{28} IZO precursor solution was spin-coated at 3000 rpm for 1 min and prebaked on a hot plate at 160°C for 10 min to remove organic solvent. The prebaked IZO film was cooled at room temperature, and then 20 nm of IZO film was formed. The aforementioned processes were repeated 3 times to make 60 nm IZO film. IZO thin films were annealed at 400°C for 1 h in the furnace. The source and drain electrodes of Cr (5 nm)/Au (60 nm) were patterned by photolithography and e-beam evaporation. Electrical transport measurements were conducted with a probe station and a source/measure unit (Agilent B2900A) at room temperature.

Scanning electron microscope (JEOL, JSM-7401 F) images were taken in a secondary electron image mode under a pressure of 10^{-5} \text{Torr} (1 Torr = 133.3 Pa).

This paper was supported by Faculty Research Fund, Sungkyunkwan University, 2013.


